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Module integrated converters (MIC), also called micro inverter, in single phase have witnessed 
recent market success due to unique features (1) improved energy harvest, (2) improved system 
efficiency, (3) lower installation costs, (4) plug-N-play operation, (5) and enhanced flexibility 
and modularity. The MIC sector has grown from a niche market to mainstream, especially in the 
United States. Due to the fact that two-stage architecture is commonly used for single phase MIC 
application. A DC-DC stage with maximum power point tracking to boost the output voltage of 
the Photovoltaic (PV) panel is employed in the first stage, DC-AC stage is used for use to 
connect the grid or the residential application. As well known, the cost of MIC is key issue 
compared to convention PV system, such as the architecture: string inverter or central inverter. A 
high efficiency and density DC-DC converter is proposed and dedicated for MIC application.  
Assuming further expansion of the MIC market, this dissertation presents the micro-inverter 
concept incorporated in large size PV installations such as MW-class solar farms where a three 
phase AC connection is employed. A high efficiency three phase MIC with two-stage ZVS 
operation for grid tied photovoltaic system is proposed which will reduce cost per watt, improve 
reliability, and increase scalability of MW-class solar farms through the development of new 
solar farm system architectures. This dissertation presents modeling and triple-loop control for a 
high efficiency three-phase four-wire inverter for use in grid-connected two-stage micro inverter 
applications. An average signal model based on a synchronous rotation frame for a three-phase 
four-wire inverter has been developed. The inner current loop consists of a variable frequency 
bidirectional current mode (VFBCM) controller which regulates output filter inductor current 
thereby achieving ZVS, improved system response, and reduced grid current THD. Active 
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damping of the LCL output filter using filter inductor current feedback is discussed along with 
small signal modeling of the proposed control method.  
Since the DC-link capacitor plays a critical role in two-stage micro inverter applications, a DC-
link controller is implemented outside of the two current control loops to keep the bus voltage 
constant. In the end, simulation and experimental results from a 400 watt prototype are presented 
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CHAPTER ONE: INTRODUCTION 
 
1.1 Background and Challenges 
With ever dwindling natural resources and increasing demands for power, the need to seek out 
viable alternative sources of renewable energy is not just acute but urgent. Due to the fact that 
solar energy offers extraordinary merits including environmentally neutral, unlimited availability 
and low cost capable of competing with conventional sources with technology advances and 
mass production in the coming few years. The photovoltaic (PV) industry has seen over 25% 
growth on an average over the last 10 years [1].  
 
Figure 1.1 A typical PV system configuration for appliances [1] 
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Figure 1.1 shows a typical grid-connected PV system configuration for appliances application. 
The PV array is consisted with a couple of individual PV modules connected together to generate 
the required power with a suitable alternating current and voltage through a DC/AC converter.  
Other than the PV panel itself, the inverter is the most critical device in a PV system both for off-
grid or grid-connection applications. Currently, PV system architectures can be categorized into 
three basic classes with respect to the types of grid-tied inverter: Central inverter, String or 
Multi-string inverter, and Module Integrated Converter (MIC), also called Micro-inverter [2] [3] 
[4]. Although the Central inverter as shown in Figure 1.2 can operate at high efficiency with only 
one DC/AC power conversion stage, this structure has some disadvantages: (1) Each PV module 
may not operate at its maximum power point which results in less energy harvested. (2) 
Additional losses are introduced by string diodes and junction box; (3) Single point of failure and 













Figure 1.2 Diagram of central inverter architecture 
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Figure 1.3 shows a diagram of the String inverter that is a modified version of the Central 
inverter. It partially overcomes the issues arising in Central inverters however it still suffers 
some of the disadvantages of the central inverter. In an effort to maximize the power from each 
PV panel, a new approach was recently proposed which can be applied to either Central or String 
inverter architectures. A power maximizer (usually in the form of a DC/DC converter) is shown 
in figure 1.4, which is attached to each PV panel to implement maximum power tracking. 
Although the architecture maximizes power from each PV panel at the cost of additional DC/DC 
module, it still suffers from drawbacks such as high voltage hazard, single point failure, and 
















































Figure 1.4 Maximum power tracking for each panel 
 
Figure 1.5 Configuration of micro-inverter for solar application 
Module integrated converters (MIC) in single phase as shown in figure 1.5 have witnessed recent 
market success due to unique features (1) improved energy harvest, (2) improved system 
efficiency, (3) lower installation costs, (4) plug-N-play operation, (5) and enhanced flexibility 
and modularity. The MIC sector has grown from a niche market to mainstream, especially in the 
United States.  
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Assuming further expansion of the MIC market, this dissertation presents the micro-inverter 
concept incorporated in large size PV installations such as MW-class solar farms where a three 
phase AC connection is employed. A high efficiency three phase MIC with two-stage ZVS 
operation for grid tied photovoltaic system is proposed which will reduce cost per watt, improve 
reliability, and increase scalability of MW-class solar farms through the development of new 
solar farm system architectures.   
The MIC typically used in distributed PV systems is a small grid-tie inverter of 150-400W that 
converts the output of a single PV panel to AC. The MIC AC outputs are connected in parallel 
and routed to a common AC coupling point. No series or parallel DC connections are made 
leaving all DC wiring at a relatively low voltage level of a single panel (typically <60Vdc). The 
MIC can be further integrated into PV modules to realize a true Plug-and-Play solar AC PV 
generation system. Thus, AC PV modules with integrated MIC, have significant advantages over 
traditional PV systems since they allow Maximum Peak Power Tracking (MPPT) on each solar 
panel to maximize energy harvesting, and offer distributed and redundant system architecture. In 
addition, MIC and AC PV systems greatly simplify system design, eliminate safety hazards, and 
reduce installation costs [3][5][6]. With these advantages, the AC module has become the trend 
for future PV system development. Although MIC and AC PV modules have witnessed recent 
market success, MIC still has many technical challenges remaining such as high efficiency, high 
reliability at module level, low cost and high level control issues.  To date, research of the MIC 
has mainly focused on isolated topologies for the following two reasons: (1) from reported 
literature, most topologies with a few exceptions cannot meet the dual grounding requirement 
without transformer isolation according to the UL1741 standard. (2) Using transformer is the 
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best way to boost the low input voltage to high output voltage for AC grid with high efficiency. 
Since line transformers are bulky and costly, this architecture is not practical for MIC. This paper 
mainly focuses on the architecture employing a high frequency transformer. 
The MIC with its high frequency transformer can be grouped into three architectures based on 
the DC-link configurations: DC-link, pseudo DC-link and high frequency AC [3] [4] [5]. Usually 
the MIC just pumps the power from PV to AC grid with unidirectional power flow. However, 
with the presence of the power decoupling capacitor, MIC can support the AC grid not only as an 
AC power source, but as a VAR and possibly a harmonics compensator as well [5]. For the latter 
two cases, bidirectional power flow is needed between AC grid and the power decoupling 
capacitor requiring MIC with bidirectional power flow capability.  
For applications with power levels under several kilo-watts, the single phase connection is 
commonly used.  However, the single phase connection has the disadvantage that the power flow 
to the grid is time varying, while the power of the PV panel must be constant for maximizing 
energy harvest, which results in instantaneous input power mismatch with the output 
instantaneous AC power to the grid. Therefore, energy storage elements must be placed between 
the input and output to balance (decouple the unbalance) the different instantaneous input and 
output power. Usually, a capacitor is used to serve as a power decoupling element [2]. However, 
the lifetime of different types of capacitors varies greatly, e.g.  Electrolytic capacitors typically 
have a limited lifetime of 1000~12,000 hours at 105
0
C operating temperature [7]. Although some 
researchers have developed various methods of reducing the required capacitance in single phase 
MICs in order to allow use of longer lifespan film capacitors [9][11]-[15], these approaches have 
the drawbacks of either complicating the inverter topology and control or reducing the overall 
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efficiency. Most presently available commercial MICs still use electrolytic capacitors as power 
decoupling storage elements due to their large capacitance, low cost, and volumetric efficiency. 
This tends to limit the lifespan of these MICs [7] [8].  
The Distributed PV system, whether used in large-scale solar farms, tens of kilowatt installations, 
or even down to a single PV panel, will be a trend for future solar PV deployment due to its 
remarkable merits: (a) Easy modularization and scalability; (b) Elimination of single point failure; 
(c) Simple installation and maintenance; (d) High efficiency and low cost. FPEC (Florida Power 
Electronics Center) which is a research arm of UCF has first developed system architecture for a 
PV solar farm based on three-phase MICs with film capacitor shown in figure 1.6. A three-phase 
MIC (Micro-inverter) is attached or integrated directly into each PV panel. The outputs of each 
MIC are directly connected to low voltage three-phase grid and then through medium voltage 
transformer boost the low three phase voltage to high voltage at power transmission line side. 
Each MIC operates independently regardless of the failure of other MICs. This architecture will 
reduce the cost per watt, improve system reliability, and provide more cost effective and efficient 
power distribution. FPEC also commissioned market research that confirmed the viability of this 











Figure 1.6 Three-phase micro-inverter based architecture for solar farm 
Reference [10] shows that the most common commercial building electric service in North 
America is 120/208 volt wye (three-phase four-wire) which is used to power 120 volt plug loads, 
lighting, and smaller HVAC systems. In larger facilities the voltage is 277/480 volt and used to 
power single phase 277 volt lighting and larger HVAC loads. A large number of PV panels with 
MICs can be located on the roof of a commercial building or adjacent structure and the three 
phase AC outputs combined to supplement the building electrical service.  
1.2 Objectives and Outline 
The objective of this paper is to provide research background and motivation for use of a three 
phase topology in larger residential and small to medium solar farm applications. Since the MIC 
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is a critical component of any such system, this dissertation will present the design and 
implementation of a two stage high efficiency three phase MIC which uses no electrolytic 
capacitors. A two-stage micro inverter design suitable for high efficiency DC/AC conversion 
from a low-voltage (25-50V) DC input to a three-phase 308V AC grid-tied PV system will be 
discussed in this dissertation. The organization of this dissertation is classified as follows: The 
first chapter gives the background introduction of the PV system architecture for solar energy 
generation.  
In Chapter 2, a high efficiency DC-DC stage configuration to interface with PV panel is 
proposed to boost high voltage from low voltage DC input. The specific design of the MPPT 
controller will not be discussed here due to focusing on the design of topology. Operating modes 
of the proposed ZVS three-phase four-wire DC/AC converter along with an average modeling is 
illustrated in Chapter 3. A control strategy for overall system based on trip-loop design will be 
presented in Chapter 4. As a relatively large area close to half the full prototype is occupied by 
passive components, such as dc link capacitor, output filter to connect grid while we take a view 
from the prototype, Chapter 5 will provide a design procedure to minimize the passive 
components size along with the value calculation based on the prototype’s specification. 
Experimental results are verified using a 400 watt prototype that is shown in Chapter 6. The 





CHAPTER TWO: DC-DC STAGE CONVERTER 
2.1 Background and Motivation 
Single panel PV array output voltages are relatively low and vary over a wide range under 
different operating conditions. A high step up dc-dc converter is typically required to boost this 
voltage to a value high enough for use in two stage grid-connected power applications [18] [22] 
which is shown in figure 2.1.  
Many non-isolated topologies have been devised to obtain high step-up voltage gain in the past 
decade [19]-[25]. However, non-isolated converters are not discussed in this paper because most 
of them cannot meet the dual grounding requirement, thereby possibly losing the grid-connected 
opportunities [26]. In order to provide galvanic isolation, various isolated converters for high 
step up applications have been proposed [27]-[42]. In general, the topologies with galvanic 
isolation suitable for this application can be categorized into two groups: single switch 
topologies and multi-switch topologies. Single switch topologies mainly include fly-back and 
forward converters. Multiple-switch topologies include half bridge and full bridge.  





Figure 2.1 Simplified block diagram of two-stage MIC 
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Recently, LLC resonant topology has become attractive due to its desirable characteristics such 
as high efficiency and natural ZVS/ZCS commutation. This topology is widely utilized in front 
end DC/DC converters, PC power supplies, flat panel TV’s, telecom, and many other 
commercial, military, and industrial applications. [27-29], [69]. Unfortunately, conventional 
LLC resonant topology is rarely chosen as the first stage of a PV step-up DC-DC converter due 
to its difficultly in maintaining high efficiency over a wide input range with varying load 
conditions. Hybrid operation of a LLC half bridge resonant converter by paralleling an auxiliary 
transformer with the resonant inductor was proposed by Liang [30]. In addition, a modified LLC 
converter with two transformers in series was also introduced to increase voltage gain [31]. 
Although these methods are effective in retaining the merits of LLC resonant topology while 
extending the input voltage range, the transition between operating modes is a function of input 
voltage and output power and is not smooth. In addition, control complexity increases which 
may negatively impact cost and reliability. 
Since the power rating of a single PV panel is approximately 200 Watts, single switch flyback 
and forward topologies are good candidates for step-up DC-DC converter applications due to 
their simplicity, low cost, and good efficiency over a wide operating voltage range [32-36]. Note 
that the isolated flyback converter requires only one magnetic component since the transformer’s 
magnetizing inductance serves as the energy storage element and this stored energy is transferred 
to the load during the transistor’s off period [37]. Since energy is stored in the core air gap 
during the on time, The more the energy stored, the larger the air gap requirement. Thus, a 
flyback converter is not the best choice at higher power levels according to the general formula-
core selection for different topologies [36, 43]. In addition, the value of output capacitor is 
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relatively high due to discontinuous output current resulting in a physically larger DC link 
capacitor in two-stage micro inverter applications. It is also difficult to handle the high peak 
current in the primary that is present with a typical PV panel voltage of less than 30V. Overall, 
the size of the flyback converter is a major concern especially when the power rating exceeds 
100 Watts. Alternately, the energy in a forward converter is transferred to the load during the 
transistor’s on time enabling more power to be delivered to the load for the same core size. 
Output voltage ripple is much smaller than that of a flyback due to the output filter inductor. 
However, the forward converter does need additional circuits or an auxiliary winding to reset the 
magnetizing current of the transformer.  
The Forward-Flyback topology that merges the merits of each has been studied by many 
researchers over the past several decades [37-42]. A circuit that combines direct energy transfer 
with a wide operating range would have advantages over a forward or flyback converter by itself 
[37]. This topology (usually running in continuous current mode) is widely used for high input 
voltage and low output voltage application. In order to achieve zero voltage switching (ZVS) of 
the primary switch, an auxiliary switch such as an active clamp circuit is necessary but it has the 
aforementioned problems [41]. Recently, a Series-Connected Forward-Flyback converter that 
achieves high step-up conversion gain was published in [42], however the voltage balance on the 
output capacitors should be considered due to the series structure. Publications released over the 
last decade indicate that Forward-Flyback efficiency is still a major impediment to its 
widespread application.   
In this chapter, a BMFFC with an efficient active LC snubber circuit is proposed as shown in 
Figure 2.2. This simple ZVS control scheme is utilized without increasing hardware cost. The 
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switching loss is greatly reduced since there is no reverse recovery current in the output rectifier 
diodes. In addition, a low voltage MOSFET can be used by selecting the proper transformer 
turns ratio. Due to rapid advances in the semiconductor industry, low voltage MOSFET on 
resistance has been significantly reduced. For example, the on resistance of a 150V MOSFET is 
less than 10 milliohms for D
2
PAK package. With this in mind there is little difference in 
conduction losses between Continuous Current Mode (CCM) and Boundary Current Mode 
(BCM) operation. Energy stored in the transformer leakage inductance causes high voltage 
spikes in the MOSFET due to BCM, requiring a higher voltage (higher RDSon) MOSFET 
thereby reducing system efficiency. In order to suppress this voltage spike, an efficient active LC 
snubber circuit is employed. Although it has several discrete components, these can be low cost 
surface mount parts due to the small root mean square (RMS) current through the LC snubber 
circuit and low voltage stress. The gate signal of Ssb is the same as S1; a pulse transformer is 
inserted between S1 driver and Ssb. According to the parameters of a 200W experimental 
prototype in Table I, the total cost of the LC snubber circuit is $0.78 based on 10k PCS. Thus, 





























Figure 2.2 BMFFC with efficient active LC snubber circuit 
2.2 Principle of Operation 
In order to simplify analysis of the operating principle, the following assumptions are made over 
one switching period: 
1) Capacitors C1, C2 are large enough thus Vin and Vout are regarded as a constant voltage 
source.  
2) All passive components are considered to be ideal which implies the ESRs of inductors and 
capacitors are neglected. 
3) Active switches and all diodes are regarded as ideal that are linearly on or off and the 
converter is operating in steady state. 
4) Parasitic inductors, capacitors, and resistors of circuit traces are neglected. 
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The equivalent circuits of the BMFFC in different operating intervals are introduced in Figure 
2.3. Figure 2.4 shows the theoretical waveforms of the BMFFC with an active LC snubber circuit. 
The operation of the converter within one switching cycle can be divided into nine intervals. 
Prior to t0, the main switch S1 and the auxiliary switch Ssb, are both off. At to, S1 and Ssb are 
simultaneously turned on. One portion of the energy from the input source is stored in the 
transformer, similar to a conventional flyback converter. Meanwhile, another portion of the 
energy is directly transferred to the load through the transformer and the output inductor L1, 
similar to  conventional forward converter operation.  
Since the voltage across Csb is deliberately designed to be at least as high as twice the input 
voltage, Csb resonates with Lsb to discharge the energy stored in the snubber capacitor Csb back to 
the input source. The voltage across the snubber capacitor     , and the current through snubber 
inductor     , can be represented respectively by:  
    ( )          
  
  
   (        )                                                                      (2.1)    
    ( )   




   (        )                                                                              (2.2) 
 Where: 
   
 
√       
 :  the resonant angular frequency     
   √
   
   
 : the characteristic impedance of the snubber circuit resonant tank   
N1 = number of turns in the transformer primary 
N3 = number of turns in the secondary flyback section 
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While the voltage across Csb equals to Vin, the current     reaches the maximum value  





t’1. After t’1, the current ILsb is gradually decreasing due to the polarity change of the voltage 
across Lsb. This interval ends once the voltage across Csb drops to zero. The duration of the 
resonance is given by (2.3).  
             
  ( 
   
    
  
  
)√                                                         (2.3)                                                                               
From (2.3), the length of this interval depends on input voltage after output voltage, turns ratio of 
transformer, and resonant parameters are determined. The maximum duration of ∆t1 is at 
 √        while 
   
    
  
  
 equals one. Combining (2.2) and (2.3), we can see the current ILsb 
doesn’t drop to zero if 
   
    
  
  
 is less than 1 at t1with input voltage decrease. Because Vcsb is 
already equal to zero at t2, Dsb2 is turned on if Lsb still has current. As a result, ILsb continues to 
decrease linearly due to input voltage across Lsb. The blocking diode Dsb1 is turned off with ZCS 
when ILsb equals zero at t2. The action of the non-dissipative LC snubber circuit is completed at t2. 
S1 continues to conduct during this interval. 
The main switch S1 is still on in this interval as it was in the previous two operating intervals. 
The magnetizing current ILm and the current through the output inductor IL1 continue to ramp up. 
The current ILm, IL1 and Ipri at t3 can be calculated by: 
   (  )  
   
  
 (     )     (  )                                                                   (2.4) 
   (  )  
    
  
    
     
  
 (     )     (  )                                                       (2.5) 
    (  )     (  )     (  )  
  
  




Lm = the value of the primary magnetizing inductance  
L1= the value of the output inductor  
N2 = the winding turns in secondary side of forward section 
   (  )    (  ): the initial current of Lm and L1 is zero at t0 
At t3, S1 and Ssb are simultaneously turned off.  The parasitic output capacitor of the MOSFET 
Coss in parallel with the snubber capacitor Csb is immediately charged by the primary current Ipri. 
The voltage across S1 and Csb is increasing quickly due to high charging current Ipri. This period 
ends when the voltage across S1 is equal to Vin. 
When the voltage across S1 is greater than input voltage Vin from t4, the rectifier D1 is blocked 
and D2 is turned on since it is forward biased. Due to the output voltage across L1, IL1 is 
freewheeling via D2. Consequently, the energy stored in L1 is released to the load. At this time, 
the parallel combination of Coss and Csb is charged solely by the magnetizing current ILm.  Since 
D1 is off, the load current is not reflected in the primary side. The current through the MOSFET 
is far smaller than that through the snubber capacitor due to the fact that the value of Csb is more 
than 10 times of Coss. Thus, the turn off loss in the MOSFET is greatly reduced. This interval 
ends at t5 when the voltage across the MOSFET is equal to input voltage Vin plus the output 
voltage divided by the turns ratio of N3/N1.  
At t5, the secondary side rectifier D3 of the flyback section starts to conduct. The energy stored in 
the transformer is delivered to the load similar to a conventional flyback converter and the 
magnetizing current decreases linearly. Meanwhile, the current IL1 continues to decrease linearly. 
The total output current is summed up by the output current of the forward and flyback converter 
sections which can be represented by: 
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 (    )                                                           (2.7) 
   ( )     (  )  
    
  
(    )                                                                        (2.8) 
    ( )     ( )     ( )                                                                                 (2.9) 
This interval begins at t6, when the current through D3 decays to zero. In this case, D3 is turned 
off under ZCS. As soon as D3 is blocked, a primary side resonant circuit consisting of Coss and 
Lm is formed and the voltage across S1 decreases. The blocking diode Dsb3 is reverse biased once 
the voltage across Coss (Vds_S1) is less than the voltage across Csb, whose voltage will maintain 
unchanged until Ssb turns on at the next switching cycle. In the secondary, the energy stored in L1 
is being transferred to the output.  During this time, the voltage across Coss, and the current in the 
primary side can be represented respectively by: 
      ( )          
  
  
     (    )                                                                (2.10) 
    ( )   




     (    )                                                                            (2.11)   
Where: 
   
 
√       
 :  the resonant angular frequency     
   √
  
    
 : the characteristic impedance of the resonant tank in the primary side 
When the voltage across S1 decreases to the input voltage Vin, it will be clamped to Vin due to 
the fact that the current through L1 will be conducted through rectifiers D1 and D2 shorting the 
transformer secondary. Therefore, the current in the primary magnetizing inductance remains 
constant in this interval and is transferred to the load via D1. Meanwhile, the current through D2 
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continues to decrease due to the output voltage across L1. This interval ends when the current 
through D2 reaches zero. The currents flowing through the primary winding, D1 and D2 can be 
calculated respectively by: 
   ( )  




                                                                                               (2.12) 
   ( )  







                                                                                          (2.13) 
   ( )     ( )     ( )                                                                                  (2.14) 
Once the current through D2 reaches zero, the transformer is no longer shorted by output 
rectifiers D1 and D2. Thus, the current through the magnetizing inductor will change with the 
variation of voltage across the primary winding of the transformer. Because D1 is still turned on 
during this time, the current through Coss (Ipri) is equal to that of the magnetizing current ILm 
minus the reflected current of D1 in the primary winding of the transformer. Consequently, the 
voltage across the MOSFET is decreasing due to the action of Ipri. As the resonant cycle 
progresses, the voltage across Coss continues to decrease untill it reaches  zero. After that, the 
body diode of the MOSFET S1 conducts and the voltage across switch S1 remains zero which 
produces zero-voltage switching. According to the Kirchhoff’s Circuit Laws in this interval, the 
corresponding differential equations of current Ipri, Ilm, ID1 and voltage (Vds) across Coss can be 
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Figure 2.3 Operational intervals of ZVS Forward Flyback converter. (Interval 1) [t0-t1]. (Interval 2) [t1-t2]. (Interval 
3) [t2-t3]. (Interval 4) [t3-t4]. (Interval 5) [t4-t5]. (Interval 6) [t5-t6]. (Interval 7) [t6-t7]. (Interval 8) [t7-t8]. (Interval 
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Figure 2.4 Theoretical waveforms of the BMFFC with efficient LC snubber circuit 
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2.3 BMFFC Steady State Analysis 
Since both parts supply load current and are forced to have the same duty cycle, they are not 
independent [37]. Though we deliberately design BMFFC operates at boundary mode, the 
flyback and forward both have two operation regions of BCM and DCM with wide variation of 
input voltage. In order to analyze the steady state BMFFC characteristics, the normalized voltage 
ratio Vout/(N*Vin) at DCM is derived in this section. Followed the similar individual derivation 
of voltage ratio for the flyback converter and forward converter in [43], the average current from 
flyback and forward part is calculated as, respectively. 
        
   




      
     
    
  
  
                                                            (2.16) 
       
   
  
  
     
    
      
   
  
  
    
                                                     (2.17)                                                        
Combining equations (2.16) and (2.17), the total output current (Iout) is the sum of both part’s 
average current as 
   




      
     




   
  
  
     
    
      
   
  
  
    
                    (2.18)     
And from [43] the output current of the forward converter and flyback converter required for a 
continuous conduction mode is maximum at D=0.5, then we get         
     
    
  
  
 and  
        
     




Substituting          and         into (2.18), the normalized voltage ratio Vout/(N*Vin) of 
BMFFC can be expressed as (2.19). 
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                                         (2.19) 
Where,   
  
  
      






     




The normalized voltage ratio is plotted, shown in Figure 2.5, as a function of Iout/IL1_max for 
various values of duty ratio using (2.19), when k is selected as 0.3 from the parameters in Table I. 
The boundary between CCM and DCM is shown in Figure 2.5 by a dashed red line. 
 
Figure 2.5 Continuous conduction mode CCM/DCM operation region of BMFFC 
In order to intuitively see the variation of voltage ratio of BMFFC along with switching 
frequency, duty ratio, and output power change, a specific quantitative analysis as an example is 
provided based on the specification in Table I. The voltage ratio of BMFFC is rewritten while we 



















































consider interval 7 and interval 9. The average output current of BMFFC is given by combining 
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From the load aspect, the output current can be also expressed by      
    
  
. Then, voltage ratio 
can be derived by: 
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Figure 2.7 DC gain of BMFFC as a function of load 
Using (2.20), the voltage gain of the BMFFC varies with duty ratio and switching frequency. The 
gain from 50 kHz to 300 kHz is plotted in Figure 2.6. Under this condition according to Table I: 
RL=230ohm,                               . Figure 2.7 shows that the voltage 
gain varies with loads from 10% to 100% with a switching frequency between 50 kHz to 300 
kHz.  
2.4 ZVS Condition Discussion 
Achieving ZVS depends heavily on the currents through D3 and L1. Based on whether current of 
D3 reaches zero first or not in Interval 6, two ZVS conditions exist. For these two conditions the 
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ZVS design considerations are different. In this section, two ZVS conditions will be explored 
and circuit parameter constraints will be derived for each.   
2.4.1 Output inductor current Il1 reaches zero first 
The key waveforms are shown in Figure 2.8. This is the same as a conventional boundary mode 
flyback converter so the voltage across MOSFET can be expressed by (2.23).  
   ( )          
  
  
     (    )                                     (2.23) 
If the turns ratio of N3/N1 is selected so that VDS=0 in (2.23), and      (    ) is equal to -1 
after half of the resonant period, we can derive the ZVS condition from (2.23) in terms of the 




    
   
                                                                             (2.24) 
Using (2.24) and the design specifications from Table I, the boundary of ZVS can be plotted 
as shown Figure 2.9. The range of turns ratio (N3/N1) required to achieve ZVS is indicated 
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Figure 2.9 ZVS condition as a function of the input voltage and turns ratio (N3/N1) 
2.4.2 Current ID3 reaches zero first 
Before the ID3 reaches zero and when the voltage across the S1 resonates to Vin, the primary 
magnetizing current transfers to the secondary due to shorting of the secondary winding via D1 
and D2. The voltage across S1 remains at Vin during this time. Once the current ID3 reaches zero, 
the resonance resumes and the ZVS condition can be calculated using (2.25). Per the description 
of Interval 9 in Section 2.2, and considering the leakage inductance of the transformer, the 
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Simplify (2.25) and the differential equation can be expressed by (2.26): 
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   (2.28)            
And according to the initial condition at t8: 
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Then substituting (2.29) into (2.28), we get both functions of the voltage across S1 and the 
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From (2.30), ZVS condition can be expressed by (2.31) if the voltage across S1 reaches zero: 
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Thus, after a half resonant period:    (    )   : 
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Simplify (2.34) 


















Figure 2.11 The ratio λ (L1/Lm) as a function of input voltage and turns ratio N (N2/N1) 
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In this case, the ZVS range is closely related to the ratio λ, the voltage gain M, and the turns ratio 
N2/N1 as illustrated in Figure 2.10. To clearly demonstrate the relationship between λ and turns 
ratio N with input voltage from 25V to 50V and a 230V output voltage, a 2-D graph is plotted in 
Figure 2.11. It can be seen from this that the region of parameter selection to achieve ZVS 
gradually decreases as input voltage increases which indicates ZVS is easier to achieve at low 
input voltages. Referring to the design specifications in Table I, the shaded operating ZVS area 
shows that the minimum turns ratio N (N2/N1) is 9.2 from (2.38). As shown in Figure 2.11, 
although ZVS will be lost at high input voltage, the efficiency at high input voltage generally is 
higher than low input voltage for most step-up DC-DC converters. Efficiency at the minimum 
input voltage determines the magnetic core selection, thermal design, and ultimately the size of 
the whole prototype. Therefore, the overall performance will be improved if the efficiency at low 
input voltage is significantly increased by trade-off design between high voltage and low voltage 




2.5 Design Guidelines 
The key parameters in design of the BMFFC are discussed in this section with the following 
specifications: 
Input voltage Vin = 25V-50V 
Output voltage Vout = 230V 
Output power Pout = 200W 
Minimum switching frequency fs = 50 kHz 
2.5.1 Design of Turns Ratio of the Transformer (N2/N1&N3/N1) 
In order to use 150V MOSFETs, the voltage stress across S1 should be limited to 120V to 
provide some margin. Therefore, the turns ratio of N2/N1 should yield to (2.36) according to the 
voltage stress equation in Table I:  
        
  
  
                                                                           (2.36) 





    
           
                                                                               (2.37) 
Based on the specification: Vin_max=50V, Vout=230V, and the turns ratio of N3/N1 is selected 
as 3.3. 
From the ZVS range analysis in section IV, the turns ratio N2/N1 strongly affects the ZVS 
condition with the variation of input voltage and λ. According to the plot in Figure 2.11, it is 
easier to achieve ZVS over the full input voltage range with a low turns ratio of N2/N1. Thus we 
need to choose the turns ratio of N2/N1 as small as possible. But according to the specification, 
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the lower limit of the turns ratio yielded by (2.38) is at the minimum input voltage of 25V. 
Therefore, the turns ratio of N2/N1 should greater than 9.2.  
        
  
  
                                                                                                   (2.38) 
In general, efficiency increases with higher input voltages in a step-up DC/DC converter. With 
this in mind and referring to Figure 2.11, N=10 and λ=10 are chosen. Turn-on loss is still very 
small due to ZCS when compared to CCM hard switching even though ZVS is lost once the 
input voltage exceeds 43V.  
2.5.2 Design of the Magnetizing Inductance Lm, and Output Inductance L1 
To simply the design, we assume the power converted from flyback operation and from forward 
operation is equal at the minimum input voltage and rated output power. The mathematical 
expressions can be given as: 
{
                             
                      
                                                                                (2.39) 
Considering load condition, the maximum output current is expressed by:   
     
    
    
                                                                                                        (2.40) 
Substituting (2.40) and (2.39) into (2.20), we can derive the following constraints: 
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Simplify (2.41), 
   
   




     
        
  
                                                                           (2.42) 
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As the current IL1 reaches zero first at 25V input, the DC gain of BMFFC can be expressed by 




   
. Thus, the duty ratio is 0.736 and the turns ratio N3/N1= 3.3 is inserted in MFlyb. 
Using (2.42) the designed value of the magnetizing inductance of the transformer Lm is 27uH 
with a switching frequency is 50 kHz at 25V input. Since λ (the ratio of L1 to Lm) was chosen to 
be 10, the designed value of the output inductor L1 is 270uH. 
2.5.3 Design of the Resonant Components in Snubber Circuit, Csb and Lsb. 
As we know, the voltage spike across MOSFET is caused by transferring the energy in the 
leakage inductor (Llk) to the capacitor. Based on the law of conservation of energy, the resonant 
snubber capacitor value can be calculated by (2.43) under worst case conditions of maximum 
input voltage and full power: 
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Simplify (2.43): 
    
   
     
         
  [        ]
 
                                                                           (2.44) 
In addition, the average input current is derived in (2.45) according to the specification:  
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                                                                (2.45) 
Simplify (2.45) and the peak current can be expressed by (2.46): 
         
      
       
                                                                                                     (2.46) 
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Then substitute (2.46) into (2.44): 
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                                                                           (2.47) 
With D=0.46 from MFlyb, voltage spike (Vpeak) should not exceed 130V if we want to maintain a 
20V margin for the 150V MOSFET. If an efficiency η=0.97 at 50V input is assumed at 
Pout=230W and Llk=252nH from Table I, the calculated value of the resonant snubber capacitor 
Csb using (35) is 8.48nF. The final value was chosen to be 9.4nF by paralleling two 4.7nF 
capacitors.  
    As analyzed in Section II, the interval from t0 to t2 is one half of the resonant period of the 
snubber capacitor Csb and Lsb, which should be less than the minimum conduction time at the 
worst case condition of input voltage (50V) and output power (20W).              
                √                                                                                          (2.48) 
Combining (2.6), (2.46) and (2.48), we get (2.49): 
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                                                                        (2.49) 
 
Thus, the calculated value of the resonant snubber inductor Lsb is 27.8uH. The known values of 
L1, Lm, N2, N1 and D can be inserted into (37).  
2.5.4 Design of the Output Capacitor C2 
Neglecting the interval shown in Figure 2.4 from t3 to t5 and from t6 to t0, voltage and current 
ripple of the output capacitor C2 for one switching cycle is shown in Figure 2.12. The output 
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capacitor C2 is charged by the sum of IL1 and ID3 during the period t2-t3. The output capacitor is 














Figure 2.12 Voltage and current ripple in the output capacitor 
 
The electric charge (Q2) of the output capacitor from t2 to t3 can be represented by (2.50): 
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The equation after integration is: 
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Substitute (2.52) into (2.51) and we get (2.53): 
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]                               (2.54) 
The output capacitor value is selected based on the current ripple through C2 in one switching 
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]                               (2.55)                                  
Given                                 , and a desired output voltage ripple of 0.5V, the 
calculated value of output capacitor C2 is 9.3uF. A value of 11uF was chosen by paralleling five 




2.6 Experimental Results Verification 
Following the design guidelines in section 2.5, a 200W prototype was constructed to verify the 
performance of the BMFFC with non-dissipative LC snubber circuit. The specifications of the 
prototype are listed in Table I.  
Table 1 Key parameters of a 200 W prototype 
Input voltage 25V-50V Rated output power 200W 
Output voltage 230V Switching frequency 50-220KHz 
Turns number N1:N2:N3 6:60:20 Magnetizing inductance 27uH 
Leakage inductance 252nH Output inductor L1 270uH 
Primary Mosfet S1 FDB075N15A (2PCS) Output rectifier D1, D2  STTH312S 
Output capacitor C2 C2220C225MAR2C (5PCS) Output rectifier  D3  STTH310S 
Trans Core Size RM14 Snubber Capacitor Csb 9.4nF 
Snubber Inductor Lsb CDRH127NP-270MC Snubber switch Ssb FDD7N20 
Dsb1 B380 Dsb2,Dsb3 ES2D 
 
A photograph of the laboratory prototype with 200W is shown in Figure 2.13. The experimental 
waveforms of BMFFC with different input voltages and power outputs are shown in Figure 2.14 
through Figure 2.18. (CH1: voltage stress across S1, CH2: output voltage 230V, CH3: output 
current, CH4: gate signal of MOSFET, the voltage and current scale is shown in the figures). 
Referring to Figure 2.14, with 25V input and 200W output, ZVS is achieved before the gate 
signal turns on. The voltage spike across S1 is limited to 112V due to the effect of the LC 
snubber circuit. With the maximum input of 50V and 200W output, the voltage spike across S1 is 
128V as shown in Figure 2.15. The voltage across S1 decreases to 14V at full power output 
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before the switch is turned on which reduces turn-on loss due to the fact that the current through 
MOSFET is already very small.  
 














































Figure 2.18 Measured waveforms of the BMFFC at 60W with 43V input 
Figure 2.16 and Figure 2.17 show measured waveforms at 10% of rated power output at 
minimum and maximum input voltages. As seen in Figure 2.16, ZVS is still achieved at 10% of 
full load. Figure 2.17 shows experimental waveforms at maximum input voltage. The voltage 
across S1 decreases to 23V at 20 watts output. Consequently, the turn-on loss of the BMFFC at 












Figure 2.19 Measured waveforms of an efficient active LC snubber circuit 
 
Figure 2.19 (CH1: voltage stress across S1, CH2: output voltage 230V, CH3: the current iLsb 
through the snubber inductor Lsb, CH4: voltage stress across snubber capacitor Csb) shows the 
measured voltage waveforms across the snubber capacitor Csb and current waveform through the 
snubber inductor Lsb. As shown in Figure 2.19, the auxiliary switch Ssb is turned on with ZCS so 
its turn-on loss is small. The drive signal of Ssb is the same as that of S1 and its current decreases 
to zero after a half of the sinusoidal resonant period so the turn-off loss in Ssb is also small. 
Figure 2.20 shows the measured output current which is the sum of iL1 and iD3 at 200W output 
with 25V input. Referring to Figure 2.20, the peak output current reaches 6.2A which is caused 
by energy stored in the leakage inductance of the transformer when D3 starts to conduct. 
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Although the method of sandwich winding for BMFFC is employed as shown in Figure 2.21, the 
leakage inductance is still 252nH due to the separated forward and flyback windings in the 
secondary. Although an efficient LC snubber circuit is employed, efficiency is negatively 
impacted by transformer leakage inductance. Therefore, it is very important to minimize this 









Figure 2.21 Transformer construction of BMFFC 
 
The measured efficiency of the tested 200W prototype with different input voltages is shown in 
Figure 2.22. With 35V input voltage, the maximum efficiency is 97.2% and the efficiency at full 
load is over 96.5%. The efficiency at full load with 45-V input voltage is 96.7%. Even the input 
voltage is decreased to 25 V. The maximum efficiency of the tested prototype is still higher than 
96.5%. According to the experimental data, peak efficiency is achieved at 35V instead of 50V. 
The interesting phenomena emerged because a variable switching frequency control scheme is 
employed over the entire range of input voltage and output power. The higher the input voltage, 
the higher the switching frequency is. Figure 2.23 shows measured efficiency of BMFFC with 
































Figure 2.23 Measured efficiency of BMFFC according to the variation of the input voltage and output power 
In order to observe the performance of an active LC snubber circuit, Figure 2.24 shows the 
measured waveforms of BMFFC without snubber circuit. As shown in Figure 2.24, the voltage 
spike across the MOSFET is 138V at 25V input and 200W output. Compared to Figure 2.14 with 
LC snubber circuit, the voltage spike is only 112V at the same condition. In addition, oscillation 
without the LC snubber circuit at turn off is worse than with LC snubber circuit. With the same 
transformer, MOSFET, and test bed, efficiency without the snubber circuit at 25V input and 
various power levels is shown in Figure 2.25. Note that 150V MOSFET should be changed to a 
higher voltage part if we want to measure efficiency without snubber circuit over the whole 
range of input voltage and output power. Obviously, the overall efficiency without the LC 






















As mentioned previously, the efficiency at the minimum input voltage is a key factor in 
determining the size of the prototype. As shown in Figure 2.25, the overall efficiency without the 
LC snubber circuit is 0.5-1 percentage points less than with the LC snubber circuit. Therefore, it 
can be concluded that an active LC snubber circuit improves efficiency even though we select a 
point of comparison at 25V.  
 









Figure 2.25 Efficiency comparison (with/without snubber circuit) with different output power at 25V input 
 
In order to see the superior performance of BMFFC, a conventional quasi-resonant flyback 
converter (QRFC) with the same MOSFET and diode was built for comparison purposes. Since 
the RM14 core can’t deliver 200W at 50KHz and 25V input in the QRFC topology, a larger 
PQ40 core was  selected for comparison with the BMFFC. Leakage inductance greatly impacts 
the conversion efficiency for flyback converter so an interleaved winding technique was  
employed as shown in Figure 2.26, where the main primary winding is paralleled, and the 
secondary winding is in series . This resulted in approximately 12nH of primary leakage 
inductance. The primary peak current is 27A at 25V input and 200W output. A conventional 
RCD snubber circuit was employed to suppress the MOSFET drain voltage spike. Using [36], 
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efficiency with varying output power of the BMFFC and conventional QRFC at 35V input. The 
efficiency of BMFFC and QRFC at 35V input is measured with different output power, 
respectively. As seen in Figure 2.27, the peak efficiency of the BMFFC at 35V is 1.77 percent 
points higher than QRFC with the same power level. In addition, the CEC (California Energy 
Commission) weighted efficiency is also plotted in Figure 2.28 at different input voltage because 
CEC efficiency is widely accepted as a key index to evaluate the performance of micro-inverter 
[44]. The BMFFC CEC efficiency with varying input voltage is obviously 1-1.5 percent points 
higher than QRFC, even though a larger PQ40 core is used for the QRFC.  
 








Figure 2.27 Efficiency comparison with different output power between BMFFC and QRFC at 35V 
 



















































A Forward-Flyback converter with boundary mode operation to achieve ZVS has been proposed 
in this chapter 2. To further improve the efficiency through reducing turning-off losses, an active 
LC snubber is employed to suppress the voltage spike across the primary MOSFET switch and to 
recycle energy stored in the transformer leakage inductance. The operation of the converter is 
analyzed and a detailed design procedure is given to facilitate optimal design of the converter. A 
200W BMFFC prototype was built and tested. The measured maximum efficiency reached 
97.2%. The experimental results demonstrating better efficiency of the BMFFC over full range 
operation not only validate the operation of the converter but also confirm the superiority of the 










For the three-phase DC/AC converter in the second stage, a variety of active soft switching 
topologies have been proposed in last three decades [45]-[58]. Most of them can be divided into 
three groups: auxiliary resonant commutated pole (ARCP) group [47]-[50], resonant DC-link 
inverter (RDCLI) group [51]-[56], and resonant AC-link converter (RACLC) [57] [58]. The 
ARCP can be applied broadly for the voltage-source-type single-phase or three-phase inverters 
but it requires a large number of auxiliary components. Compared to the ARCP, the RDCLI has 
the advantages of fewer auxiliary switches and a simpler circuit. Several soft switching 
topologies in [55]-[57] were proposed to achieve the minimum number of extra components. 
However, the driving signals of the auxiliary switches are very sensitive to the noise from the 
main circuit. Since the RACLC can achieve voltage boosting and electrical isolation at the same 
time, it is highly preferred for renewable energy power generation. Unfortunately, the control 
circuit for the RACLC is complex and bi-directional switches are required. In fact, auxiliary 
components are unavoidable for all of the soft switching topologies mentioned above.  
The proposed soft switching technique shown in Figure 3.1 simplifies the inverter topology and 
reduces the cost since it does not require any auxiliary components. The body capacitors of the 
main MOSFETs and the output inductor L1 are combined to form a resonant circuit. The inductor 
current is intentionally bi-directional within a switching cycle to generate ZVS conditions during 
commutation. Meanwhile the average inductor current is controlled to produce a sinusoidal 
current in L1. The proposed soft switching technique is suitable for MIC applications where the 
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switching losses are usually dominant. Based on the above, Figure 3.1 shows the proposed  high 
efficiency MIC architecture with both-stage zero voltage switching consisting of a full bridge 
LLC resonant dc-dc step up converter and three phase four-wire soft switching dc-ac converter. 
The detail operating modes in the three-phase four-wire DC/AC converter will be presented in 































Figure 3.1 Three-phase four-wire DC/AC grid-connected converter 
 
3.2 Operation principle 
 
The operating modes of the proposed ZVS three-phase four-wire DC/AC converter are presented 
in this section. As shown in Figure 3.1, the three phases of the DC/AC second stage are 
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symmetrical around the neutral point therefore the analysis can be performed on a single phase 
as shown in Figure 3.2 and described below. 
Interval 1 [t0-t1] Prior to t0, S7 is off and S8 is still turned on. Assume that the current direction 
through L1, as shown in Figure 3.2, is already from right to left at t0. Then S8 is turned off and 
the voltage across the parasitic capacitor CS8 of low side MOSFET S8 starts increasing due to the 
inductor current. As CS8 charges; the voltage across S7 decreases. This interval ends once the 
voltage across S7 reaches zero. 
Interval 2 [t1-t2] The body diode of S7 will be conducting at t1 and S7 can be turned on with ZVS. 
The current flow decays linearly from right to left due to the fact that Ubus/2 minus the voltage 
across L1. This mode ends when the inductor current decays to zero. 
Interval 3 [t2-t3] S7 is conducting and the current direction through L1 is now changed from left to 
right and increasing linearly. This is the power delivery interval. 
Interval 4 [t3-t4] At t3, S7 is turned off and its parasitic capacitor CS7 is charged by the inductor 
current while CS8 is discharging. Once the voltage across CS8 drops to zero, the parasitic body 
diode of MOSFET S8 conducts since the current direction through L1 does not change.  
Interval 5 [t4-t5] Continuing from the previous interval 4, the body diode of S8 continues 
conducting which creates a ZVS condition when S8 is turned on. The length of this interval is 
typically quite short and ends once S8 is turned on.  
Interval 6 [t5-t6] S8 is turned on under ZVS condition at t5. The current through S8 is gradually 
decreasing due to the fact that Ubus/2 plus the output voltage appears across the inductor L1. 
During this interval the energy stored in the inductor is transferred to the load and the current 
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that was flowing in the body diode of S8 now flows through the MOSFET on resistance thus 
reducing conduction losses. 
Interval 7 [t6-t0] The current through S8 continues to flow and the current direction will change 
once the current decays to zero at t6. Once the current through S8 changes direction from top to 








t3 t4 t6t5 t0 t1
 
Figure 3.2 Theoretic Waveforms and Operating Intervals of a Single Phase DC/AC Converter 
3.3 Modeling of three-phase four-wire grid-connected inverter 
 
The schematic of a three-phase four-wire voltage source inverter (VSI) connected to the grid 
through an LCL filter is shown in Figure 3.1 The series resistances of the inductors (L1&L2) have 
been neglected in order to simplify the derivation of average model. An average model of three-
phase four-wire inverter may be obtained by neglecting the high frequency components of both 
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the dc voltage and the ac phase currents. According to the Kirchhoff’s current & voltage law, 
differential equations to illustrate current and voltage as shown in Figure 3.1 can be expressed by:   
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In the steady state, the grid phase currents i2a, i2b, and i2c are controlled to be sinusoidal and in 
phase with the corresponding grid phase voltages Uga,Ugb and Ugc which can be expressed as: 
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Where Um and ω are the amplitude of the phase voltage and angular frequency of the power 
source, respectively. The model in the stationary coordinates can be transformed into a 
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After transformation into the synchronous three-phase reference frame, the equations of the 
whole averaged model are expressed by (3.7)-(3.10) [59].  
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],             
 
3.4 Small signal model 
 
The small signal model can be obtained by using perturbation to the average model around the 
DC operating point, as shown in (3.10), X and  ̂ denote the DC operating point and the small 
signal perturbation, respectively. 
     ̂                                                                                         (3.10) 
From (3.7) to (3.9), combing with the small signal perturbation (3.10), the mathematical model 
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Where  
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X is the normalized state vector selected as 1d 1q 2d 2q cfd cfq
ˆ ˆ ˆ ˆ ˆ ˆI , I , I , I ,U ,U , U is the normalized inverter 
output voltage,   is the normalized grid voltage, and Y is the normalized injected grid current in 
the d-q reference frame. A, B, C, D and F are matrices with appropriate dimensions given in 
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Following the above procedure, the small signal equivalent circuit of the three-phase four-wire 
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CHAPTER FOUR: CONTROL DESIGN OF DC/AC STAGE 
 
An overall control diagram for two-stage three-phase four-wire MIC PV system is shown in 
Figure 4.1. The voltage (Upv) and current (Ipv) of PV panel are both sensed continuously to 
calculate the instantaneous power. The MPPT algorithm is based on variation of the 
instantaneous power of PV panel that changes the switching frequency of the LLC resonant DC-
DC converter to track the maximum power output. In order to keep power balanced between the 
generator (PV panel) and the grid for two-stage MIC system, a bus voltage regulator is used to 
keep the voltage constant. The Bus voltage is regulated by controlling the amount of current 
injected into the grid. For example, if the irradiance is increasing, the bus voltage increases 
because the DC-DC stage is running with MPPT. When UBus is greater than U
*
Bus, the output 
value of the DC link regulator (Id
*
) increases and the inverter stage injects more current into the 
grid. Conversely, if the irradiance is decreasing, the inverter stage reduces the amount of current 
injected into the grid. Low THD is achieved by sensing the injected grid current via d/q 
transformation and causing it to follow the reference current Id
*
. If the power factor is assumed to 
be unity, the reactive current will be zero after d/q transformation (no phase shift). As described 
in section III, the bidirectional current through the high frequency inductor (L1) is also sensed as 
a part of the internal current loop to achieve ZVS and improve the dynamic response of DC/AC 
stage. This will be discussed in more detail in Section V which follows. 
According to the overall control diagram as shown in Figure 4.1, a MPPT CPI (center point 
iteration) algorithm is employed in the first stage, a more detailed description referring to this 
paper [60]. Step by step triple-loop controller design for the inverter stage is presented in this 
section followed by small signal modeling of the power stage. Due to the unity power factor 
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requirement for injected grid current, a control block diagram of the multi-loop controller in the 
d-axis as shown in Figure 4.2 will be presented. It can be seen that the inverter side inductor 
current is controlled by the VFBCMC in the inner current loop which improves dynamic 
response in the whole system. Followed by the inner current loop, grid current i2d is also sensed 
to track the reference i2dref by the PI controller Gc(s). The detailed controller design of Gc(s) will 
be described below. Because the first stage is used for tracking the maximum power of the PV 
panel, a bus voltage controller Gv(s) of the outer control loop is employed in inverter stage to 
keep the bus voltage constant.  
 




Figure 4.2 Diagram of triple-loop control in d-axis 
 
4.1 Inner current loop control of the inverter side inductor 
 
4.1.1 Implementation of the VFBCMC 
 
ZVS in the inverter stage is achieved through bidirectional control of the inductor current in 
every switching cycle, as shown in Qian’s paper [61]. Thus, VFBCMC is proposed to control the 
inductor L1 current of the inverter side, and the current envelope of L1 is followed with upper 
limit and lower limit as shown in Figure 4.3.  
 
Figure 4.3 VFBCM of high frequency inductor L1 
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It can be seen from Figure 4.3, turn-on time is defined as the time required to keep the upper 
switch ON and make the inductor current traverse from the lower limit to the upper limit. The 
lower limit and the upper limit are determined by equation (4.1) and (4.2) according to the 
polarity of grid voltage. T-on is calculated according to the equation (4.3). Turn-off time is 
defined as the required time which lower switch should stay ON to make the inductor current 
traverse from the upper limit (i1ref) to the lower limit. T-off is calculated according to equation 
(4.4). The switching frequency is derived using the T-on and T-off expressions according to 
equation (4.5).  
{
       √        (  )           (  )        
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Where,  
Im: output RMS current of three-phase inverter stage  
B0 is a comparator value at lower limit or upper limit as shown in Figure 4.3.  
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Generally, efficiency is closely related to switching frequency. Based on the parameters shown 
in table II, the switching frequency versus output power during a line period is plotted in Figure 
4.4 at CEC (California energy commission) weighted power levels [44]. The switching 
frequency range at rated output power (400W) is from 20 kHz to 185 kHz. The switching 
frequency range is only 45 kHz to 185 kHz even at 10% rated output power (40W). 
Experimental results in Section VIII verify the range of the switching frequency that is 
reasonable.  













































4.1.2 Small signal modeling of the VFBCMC for one phase of the half bridge inverter 
 
From (4.5), switching frequency is variable at a line frequency with the variation of iupper ilower Um. 
Because the duty cycle is nonlinear to control the inductor current in the variable switching 
frequency converter, there have been some limitations in the application of state space averaging 
techniques. In order to design the current loop of the inverter side inductor, referring to papers 
[62-66], the development of the small signal model of VFBCMC for a half bridge inverter and 
the derivation of the transfer function are presented in this section. 
    The half bridge inverter is modeled with an averaged circuit model [62] [63], which uses the 
PWM switch model. Since the neutral wire of three-phase four wire inverter is present as shown 
in Figure 3.1, each phase of the inverter is considered to be identical. One phase (as shown in 
Figure 4.5) of the three phase four wire topology is discussed in this segment. The following 
assumptions have been made in order to simplify analysis: 1) the parasitic resistance of L1 and Cf  
is neglected 2) the effect in the grid side inductor L2 will not be considered 3) the impedance of 
the grid is replaced by an ideal resistance Rg 4) the DC-link capacitance is large enough to regard 


















Figure 4.5 Half bridge topology of one inverter phase 
The relationship among the input voltage (Ubus), output voltage Ug and the switch duty cycle D 
can be derived according to Figure 4.5, since in steady state the time integral of the inductor 
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       ]  (   )                     (4.6) 
Hence, steady dc voltage transfer function, defined as the ratio of the output voltage to the input 
voltage, is 
         (     )                                                             (4.7) 
Assuming a lossless circuit, input power (UBus*idc) equals to output power (Ug*ig) and the 
average current through L1 (iL1) is also equal to Ig. 
                                                                                      (4.8) 
Substitute (4.7) into (4.8),  
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        (     )                                                                     (4.9) 
By using perturbation to the average model around the DC operating point in (4.7) and (4.9), the 
small signal model of the PWM switch for one inverter phase can be obtained as (4.10) after 
neglecting second-order terms.  
{
 ̂  (    
 ̂
     
  ̂   ) (     )
 ̂       ̂   ̂  (     )                   
                                 (4.10) 
Where  ̂  ̂     ̂   are the small signal variable of D, UBus and iL1, respectively.  
These two switches can be combined into one network with three terminals a, p and c [62] [63], 
which stands for active, passive, and common, respectively. Using the linear equivalent circuit, 
the small signal model of the PWM switch for one phase of the inverter is shown in Figure 4.6. 
Input signals of the power stage are the input voltage and duty cycle, while output signals are the 





















Figure 4.6 The equivalent circuit based on switch model for one inverter phase 
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The transfer function from duty cycle to inductor current can be expressed and further simplified 
as (4.11) while the impedance of the grid Rg is equal to zero at the ideal condition. 
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                             (4.11)   
Figure 4.7 shows the bidirectional inductor current waveform during a switching cycle. H is the 
difference between the upper trip point (i1ref) and lower trip point (-B0) of the PWM generator. A 
linearization of on-time (ton) and switching period ts is introduced to replace duty-ratio d as input 
variables. 
ton







Figure 4.7 The extended instantaneous inductor current waveform 
The off time constraint is determined as follows according to Figure 4.7:  
                  
 
   
 
 
    
                                         (4.12) 
With (4.12) small signal perturbed, the detail derivation procedure for the small signal model of 
the VFBCMC is shown in this segment. The relationship between the duty cycle, on time and 
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switching period is represented by (4.13) based on the perturbed and linearized small signal 
model [32-34], 
{
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 ̂      ̂ 
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And, 
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Substituting (4.14) into (4.13) and simplifying, we get (4.15), 
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From on-time constraints, the relationship between peak current and average current is derived as 
(4.16) 
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In order to remove  ̂   in (4.15), linearize (4.16)  
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Substitution of equation (4.17) into (4.15) leads to, 
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Substitution of equation (4.19) into (4.18) leads to, 
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Simplify (4.20), we get (4.21): 
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Where  
   
   
        
; k=2;     
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In order to reduce the power consumption of the current sensing, a current transformer with the 
turn’s ratio of 1:100 is used to replace conventional resistance sensing in the inverter side 
inductor. Based on the experimental prototype, the current sensing coefficient (Ri) is selected as 












Figure 4.8 A small signal model diagram of the VFBCMC 
From (4.21) and Figure 4.8, parameters of each block can be derived as follows:  
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4.1.3 Complete Model with VFBCMC for one Inverter Phase 
 
By combining the small signal model of the control loop and the equivalent circuit of the power 
stage based on the previously derived PWM switch model, a complete model of the inner loop 
control with VFBCMC for one inverter phase can be derived as shown in Figure 4.9. 
 
Figure 4.9 The inner current loop diagram of one inverter phase with VFBCMC 
From Figure 4.9, the complete model of the inner current loop has three input signals and an 
output signal. Generally speaking, the purpose of the current loop is to make the inductor current 
follow the control signal. Without the consideration of the disturbances of Ubus(s) and Ug(s), 
according to (4.21) and Figure 4.9, the inner current loop dc gain of the transfer function Gc1(s) 
from i1ref to iL1 is  
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4.2 Controller design of the grid current loop 
 
In order to achieve high loop gain at the harmonic frequency and improve the stability of the 
system, a second current control loop is implemented by sensing the injected grid current. If
*
qI  is 
set to zero in the system control diagram of Figure 4.1, unity power factor can be obtained at the 
grid side. The grid current controller design in the d axis is discussed in this section. Because the 
inner current control loop can be regarded as a real-time control system, the response of the inner 
current loop is much faster than that of the grid current loop. The VFBCMC of the inner loop is 
replaced by Gc1(s) as shown in Figure 4.10.  
 
Figure 4.10 The grid current control diagram in d-axis 
Ignoring grid disturbances and referring to the equivalent circuit in Figure 3.3, the transfer 
function 2d 1d
ˆ ˆi (s) / i (s) from the reference of the inductor (L1) current to the grid side current in d 
axis can be expressed by 
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Figure 4.11 shows the bode plot of the product of Gc1(s) and Gi2d/i1d(s) in the grid current control 
loop according to parameters in Table 3. A PI controller is designed to increase the low 
frequency gain and reduce the steady-state error between the desired and the actual injected grid 
current. The transfer function of the PI controller is given by 




      
 
                                                          (4.28) 
The loop gain of the grid current loop is   
       ( )     ( )      
   
( )    ( )                                    (4.29) 
Substitution of (4.26), (4.27) and (4.28) into (4.29) leads to 
        
   
        
                     
                                                 (4.30) 
Where 
        ;             ;            ;        ;         
         ;             ;       
The controller Gc(s) is designed to make the overall system satisfy the following requirements: 1) 
zero steady state error, 2) more than 45
0
 phase margin, 3) greater than 2 kHz system bandwidth. 
The bode plot of the compensated grid current control loop that meets the design requirements is 
shown in Figure 4.12. The PI controller parameters are designed to obtain a PM of 58
0 
at the gain 
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crossover frequency of 3 kHz. To achieve the required frequency response, the parameter ki/kp is 
selected as 714 (kp =14), respectively. As shown in Figure 4.12, low frequency gain is 


















4.3 Controller Design of the Bus Voltage Loop 
 
The outer voltage control loop regulates the bus voltage at the reference value by changing the 
injected grid current according to the overall control block diagram as shown in Figure 4.2. Two 
current control loops are assumed as a part of the control object in the voltage control loop. The 
control diagram of the DC link voltage is redrawn in Figure 4.13 showing the inner current 
control loop and outer bus voltage control loop with the d-axis current loop inside the dashed 
block.  
 
Figure 4.13 Outer bus voltage control loop diagram 
As shown in Figure 4.2, the grid voltage Ug and the output current of the first stage DC/DC 
converter iBus are regarded as the disturbances to the inner current loop and the outer dc-link 
voltage control loop, respectively. In most cases the PV MPPT algorithm is relatively slow and 
grid voltage disturbances are small. As a result, these disturbances can be neglected to a certain 
extent. Consequently, the transfer function from the injected grid current i2d to dc link voltage 
can be derived as 
2dBus/i
G (s)  as shown in Figure 4.13. Usually, the bandwidth of the outer 
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voltage loop should be lower than the current loop in order to ensure the stability of the system. 
These two loop controllers are designed independently and their interaction can be neglected. 
The outer voltage control loop regulates the output voltage at the reference value by setting the 
inductor current reference. According to Figure 4.13, the open loop transfer function of the bus 
voltage loop is expressed by (4.31). The bode plot of the voltage control loop gain is shown in 
Figure 4.14. The PI controller parameters are calculated to achieve a PM of 74
0
 at the gain 
crossover frequency of 100Hz. The parameter       ⁄  is obtained as 117.4 (kpv=8.5). 
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Figure 4.14 Bode plot of outer bus voltage loop with PI compensation: PM=740 at fc=100Hz 
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CHAPTER FIVE: PARAMETERS CALCULATION OF PASSIVE COMPONENTS 
 
The DC/DC stage and DC/AC stage are decoupled due to the action of the DC link capacitor, 
simplifying the controller design for both stages. Electrolytic capacitors are typically used in the 
dc link but the life of electrolytic capacitors is a major concern [7] [8]. Because of the three-
phase DC/AC converter in the second stage, the value of the dc-link capacitor can be smaller for 
a given MIC power rating. Thus the reliability of whole system will be significantly improved if 
the electrolytic capacitors are replaced by film capacitors. Although the capacitance value of DC-
link based on the Qualitative Analysis is not large in a three phase balanced system, the grid 
quality must be taken into account in a grid tied MIC. The DC-link and input capacitance 
requirement is determined by many factors such as capacitor voltage variation, grid voltage dips 
and surges, and disturbance response time.  Generally, these factors can be classified into steady 
conditions and dynamic conditions of MIC according to the specification. Calculation of the 
input capacitance in the DC/DC stage is also discussed under severe conditions in this section.   
5.1 DC-Link Capacitance Calculation 
 
Referring to the small-signal model of the DC-link capacitor shown in [67], the DC-link 
capacitance is determined by grid disturbance and generator disturbance. Because the MPPT 
iteration time is relatively slow, the DC-link capacitance is only calculated based on grid 
disturbance of an unbalanced three-phase system in this paper. Asymmetrical faults lead to drops 
in one, two, or three phases with not all phases having the same drop. The resulting voltage drops 
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and phase-angle shifts depend on a number of factors. The different types of voltage sags present 
in a generic distribution system are summarized in Table 2 [68].  
Table 2 Three-phase unbalanced dips due to different fault types and transformer connections 
 
Location of dip 
Fault type I II III 
Three-phase A A A 
Three-phase-to-ground A A A 
Two-phase-to-ground E F G 
Three-phase C D C 
Single-phase-to-ground B C D 
 
The voltage variations on the DC-link capacitor with type D dips for a three-phase unbalanced 
system is investigated as follows: The equation of output voltage and current for each phase can 
be expressed by:    
{
   ( )  (√      )    (  )
   ( )  √      (  )             
   ( )  √      (  )              
                                      (5.1) 
{
   ( )  √      (  )
   ( )  √      (  )
   ( )  √      (  )
                                                    (5.2) 
Where Um is the RMS AC output voltage, Im is the RMS AC output current, and ∆U is the 
voltage dip. From the output power of the grid side, we can get the instantaneous power of three-
phase system: 
   ( )     ( )   ( )     ( )   ( )     ( )   ( )                       (5.3) 
Substitute (20), (21) into (22), then simplify it: 
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Assuming no power loss in the DC-DC stage, we get the instantaneous generated power of PV 
panel that can be expressed by           .  
 
Figure 5.1 Simplified block diagram of two-stage MIC 
Then based on Figure 5.1, we get: 
                                                                      (5.5) 
Combining (5.3) and (5.4), the energy stored in DC-link capacitor can be calculated under type D 
dip condition: 
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Alternately, the energy stored in DC-link capacitor can also be expressed by (5.7) 
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                                                (5.7) 
Substitute (5.6) into (5.7), and we find           for three-phase balanced system, the DC-




    
           
                                                                      (5.8) 
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For a maximum output power of 400 watts, the power rating of each phase is 133 watts. The DC-
link voltage (UBus) is selected as 400V with voltage ripple (∆UBus= 20V) and voltage dip 
(      ). The capacitance is 35.3uF based on the calculation in (5.8) with a line frequency 
f=60Hz and Im=1.2A. 
5.2 Input Capacitance Calculation for LLC Resonant Stage 
 
As mentioned previously, the LLC stage is decoupled from the inverter stage by the DC-link 
capacitor therefore grid disturbances have little impact on the calculation of input capacitance. 
The input capacitance is a function of the steady state and dynamic characteristics of the PV 
panel and the LLC resonant converter. Since the execution of the maximum-power-point-
tracking (MPPT) algorithm is slow, PV panel irradiance change is not a critical factor when 
calculating input capacitance. For the LLC resonant converter operating at maximum input 
current and maximum ripple on the input capacitor, the basic equation ∫      ∫   
     
  
 is used 
to calculate the capacitance. The parameters for the LLC DC/DC stage are as shown in Table II 
(Lr=1.9uH, Lm=10.3uH, Cr=680nF and turns ratio of the transformer N=4.5) and are given 
according to Xiang’s numerical model for the LLC resonant converter as referenced in [69]. For 
demonstration purposes, the current ripple of the input capacitor is plotted by Matlab Simulink at 
the maximum output power (400W) as shown in Figure 5.2 with three different input voltage 
conditions, fs<fr, fs=fr and fs>fr. Under the severe condition of the maximum power output at 
35V (fs<fr), input capacitor current is higher than two other conditions as illustrated in Fig. 16-C, 
where tx ≤2.3us and the LLC resonant cycling period is 7.14us due to the values of Lr and Cr. 
















Figure 5.2 Input capacitor current with various switching frequency at 400W output and different input voltage: (a) 
fs=fr; (b)fs>fr; (c)fs<fr 
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capacitor (     ) is less than 0.25V, and Icin,peak equals to 9.2A as shown in Figure 5.2, the input 
capacitance is 83.16uF when those values are substituted into (5.9). The input capacitance is 
selected to be 85.8uF in this prototype using 26PCS 3.3uF ceramic capacitors in parallel.  
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CHAPTER SIX: SIMULATION &EXPERIMENTAL RESULTS 
 
6.1 Simulation results 
 













(b) Three-phase injected grid current 
Figure 6.1 The inductor current waveform and injected grid current in the inverter stage 
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Figure 6.1(a) shows the current waveform of inverter side inductor L1 and Figure 6.1(b) shows 
the injected grid current of each phase with less than 0.5% THD.  
6.2 Experimental results 
 
A three-phase four-wire micro inverter prototype with both-stage ZVS was built based on the 
following specifications: maximum output power 400W and output voltage 208/120VAC. Key 
parameters are shown in Table 3. The input voltage range of the PV panel for maximum power 
tracking is from 35VDC to 55VDC.  
Table 3 Key parameters of the experimental prototype 
Three-phase Four-wire DC-AC Converter  
Output voltage 120Vac 
Output frequency  60Hz 
Rated output power 400W 
Bus Voltage (UBus) 400V 
Secondary switch S7- S12 FCB20N60TM 
Inductor L1 270uH 
Grid interface inductor L2 600uH 




Switching frequency fs 20-180 kHz 





A three-phase four-wire voltage source inverter is employed in the second stage that connects the 
dc bus to the grid through an inductance of 600uH. The nominal dc-bus voltage is 400V and the 
grid voltage RMS value is 120V L-N.  
 
(a) Each phase inverter side inductor current 
 
(b) Three-phase injected grid current 
Figure 6.2 The inductor current waveform and injected grid current in the inverter stage 
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The inverter side inductor current waveform and injected grid current at rated output power in 
the three-phase inverter are shown in Figure 6.2.  
 
(a) Three-phase injected inductor current (50% rated output power) 
 
(b) Three-phase injected inductor current (20% rated output power) 
Figure 6.3 The injected grid current with different power levels 
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Although the inverter side inductor current has a high ripple, the THD of the injected grid current 
is less than 2.5% and meets the IEEE 1547 standards [70]. In addition, Figure 6.3 shows the 
experimental waveforms of the injected grid current at different power level with 20% and 50% 
of rated output power. According to the theoretic analysis and simulation, low THD of the 
injected grid current still can be achieved even at small output power. From Figure 6.3, the 
injected grid current THD has a little bit higher than full rated output power. The reason is that 
the relative error of the measurement of the current sensor is high at light output power. The 
injected grid current THD will be reduced with the current sensing improvement. Figure 6.4 
shows the inverter output dynamics with a step change of the current reference from 0 to 50% 
rated output power. It can be seen from Figure 6.4, the injected grid current tracks quickly the 
current reference due to the action of VFBCM control in the inner current loop. In addition, the 
dynamic response of the inverter to a step change in the grid voltage from 120Vrms to 80Vrms is 
shown in Figure 6.5. In order to observe the performance of the soft start function, the measured 




One phase inverter side inductor current(0.5A/div)
Three-phase injected grid current(0.5A/div)
 
Figure 6.4 The load dynamic response of the inverter to a step change 0 to 50% rated output power 
 




Figure 6.6 Soft start function of the three-phase four-wire grid-connected inverter (0.5A/div) 
Figure 6.7 shows the experimental waveform of overall system when connected to the grid. The 
DC-link regulator is employed to keep the bus voltage constant while the CPI MPPT algorithm is 
active. As shown in Figure 6.7, the injected current (green channel) to the grid is gradually 
increasing with the MPPT which is tracking the maximum power of the PV panel.  
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Algorithm and DC link control 
 









In this dissertation, several type architectures for micron inverter application are analyzed. 
Focusing on two-stage architecture for single phase micro inverter, a Forward-Flyback converter 
with boundary mode operation to achieve ZVS has been proposed in this dissertation which is 
employed in the first stage to boost the output voltage of PV panel. To further improve the 
efficiency through reducing turning-off losses, an active LC snubber is employed to suppress the 
voltage spike across the primary MOSFET switch and to recycle energy stored in the transformer 
leakage inductance. The operation of the converter is analyzed and a detailed design procedure is 
given to facilitate optimal design of the converter. A 200W BMFFC prototype was built and 
tested. The measured maximum efficiency reached 97.2%. The experimental results 
demonstrating better efficiency of the BMFFC over full range operation not only validate the 
operation of the converter but also confirm the superiority of the BMFFC over the conventional 
Forward-Flyback converter for low power applications. 
A small signal model of the inner loop control with VFBCMC is presented. The fast dynamic 
response of the three-phase four-wire grid-connected inverter is achieved due to VFBCM control. 
In order to use the PI regulator of the grid current control in the second loop, a small signal 
equivalent circuit of three-phase four wire inverter in the rotating synchronized frame is derived 
based on average signal model. Once the design of the two inner current control loops was 
completed, design of the DC link controller was addressed for two-stage micro-inverter 
applications. Lastly, the modeling and triple loop controller design from the inner current loop to 
100 
 
outer bus voltage loop are verified by experimental results based on a 400 watt two stage micro 
inverter  prototype.     
 
7.2 Future work 
 
By feeding back all of the states in a completely controllable system, it is possible to place the 
closed-loop poles anywhere in the complex plane. This is equivalent to saying that any desired 
response can be achieved with the help of a feedback controller. The technique of pole placement 
will be presented for finding the gains in a feedback controller that will place the closed loop 
poles at a desired location. A natural way to the pole placement is the direct pole placement 
based on the open loop poles and the desired dynamics of the closed loop system. For most 
control systems the measurement of the full state vector is impractical. In order to reduce the 
number of system sensors and implement a design based on full state feedback, the estimate the 
states of a system using measurements are practical. The state estimation is accomplished by 
designing a set of equation for the computer that estimates the states using all information 
available. According to control theory, the roots of the characteristic equation of the closed loop 
system are the roots obtained by the pole placement design plus those of the observer. Hence, the 
pole placement design is independent of the observer design. In order to further improve the 
dynamic response of three-phase four-wire DC/AC converter, controller design using pole 
placement and observer techniques based on state-space modelling will be investigated in the 
future research.    
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